AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.
AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.
io.neosyn
mcp
free
No tags.
No capabilities listed.
Others in the same category, ranked by how often they are opened.
